

Design of Novel Physical Unclonable Function for Hardware Security Application



RO, as illustrated in Fig. 2. This base structure allows generation of high entropy, low power consumption, and resilience to temporal noise. Furthermore, it allows for the evaluation of the proposed method with the Cycle To Collapse (CTC) metric. In addition, it has been shown that this weak PUF type is sensitive to environmental factors such as temperature variation.

Paul Flammarion, Kevin-Andres Vicuna-Barriga, Lionel Trojman

Since the tristate buffer acts as a switch, we are able to dynamically select the path used by the body voltage. Moreover, Fig. 3 shows the symmetry in the RO implementation for both the upper and lower paths, using NAND and NOR logic cells.





Figure 4: Ring Oscillator Randomness and Stability Responses

Fig. 4 shows a high degree of randomness, variations on calibration changes and a normal level of stability.

To further improve our method, we want to perform more tests with a higher number of FPGAs, measure the variation under different environmental condition and limit the parameter variation to point out the best way to improve the PUF's implementation in an FPGA.

Conclusion

In our work, we have proposed a novel PUF architecture to enhance the hardware security of FPGAs. This architecture has demonstrated a good response to our first experiments with the use of four new patterns that are very promising: tristate buffer, larger gates, row approach, and configurability.

As a future work, we want to investigate the possibility of dynamic configuration for each bit based on its previous response. This method has potential to significantly enhance our results, thereby strengthening the PUF implementation.

